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Abstract. A new approach for inserting repeaters in 3-D interconnects
is proposed. The allocation of repeaters along an interplane interconnect
is iteratively determined. The proposed approach is compared with two
other techniques based on conventional methods used for 2-D intercon-
nects. Simulation results show that the proposed approach decreases the
total wire delay up to 42% as compared to conventional approaches. The
complexity of the proposed algorithm is linear to the number of planes
that the wire spans.
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1 Introduction
In 3-D ICs, the wire length is signiﬁcantly reduced due to the short vertical
interconnects. Although 3-D ICs are expected to greatly reduce the wire length
as compared to planar circuits, methods to further improve the interconnect
delay are required. This situation is due to the length of the global interconnects
that limit the overall performance of a 3-D circuit.
Many repeater insertion algorithms have been proposed for 2-D interconnects.
The optimal number and size of the repeaters to achieve the minimum intercon-
nect delay for a distributed RC interconnect are described in [1], [2]. A uniform
repeater design methodology for eﬃciently driving RC tree structures is pre-
sented in [3]. Alpert and Devgan present theoretical results, which determine
the required number of repeaters for a wire with uniform impedance character-
istics [4].
Applying these repeater insertion techniques for 2-D interconnects to 3-D nets
traversing multiple planes does not result in the minimum interconnect delay. In
a 3-D system, each physical plane can be fabricated with a diﬀerent process or
technology node resulting in diverse interconnect impedance characteristics. In
addition, the various manufacturing technologies for the vertical interconnects
(e.g., through silicon via (TSV)) aﬀect the delay of the interplane interconnects
[5]. All of these factors complicate the repeater insertion task for 3-D inter-
connects. Recently, a simultaneous buﬀer and TSV planning algorithm for 3-D
circuits has been presented in [6] where the size and number of the repeaters
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are considered known. The impedance characteristics of each plane are consid-
ered uniform. In practice, however, the size and number of repeaters on diﬀerent
planes need to be determined considering the disparate interconnect impedance
characteristics. Additionally, the repeaters inserted in one plane aﬀect the total
delay of the interconnect and the size, number, and location of the repeaters
inserted in adjacent planes.
The objective of this paper, therefore, is to determine the size, number, and
location of the repeaters cohesively inserted in all of the segments. A method-
ology for determining these solutions for a 3-D wire that spans several physical
planes is introduced, where the traits of the 3-D interconnects are properly con-
sidered. The proposed approach considers the eﬀect of repeaters on the delay
of the wire segments on adjacent planes and iteratively decreases the delay of a
3-D wire.
The remainder of the paper is organized as follows. The delay model for a
3-D interconnect with repeaters used in this paper is introduced in Section 2.
The proposed method for inserting repeaters in 3-D interconnects is presented
in Section 3. Simulation results are shown in Section 4. The conclusions are
summarized in the last section.
2 Delay Model for a 3-D Wire
The delay model of a wire segment within one physical plane of a 3-D circuit and
the method to determine the number, size, and location of the repeaters for this
segment is discussed in this section. The delay model for a 3-D wire comprising
several of these segments is also presented.
A 3-D wire with repeaters is illustrated in Figure 1. xi (1 ≤ i ≤ n) is the
distance between the ﬁrst repeater and the TSV for i > 1 or the driver of the
wire for i = 1. yi is the distance between the last repeater and the TSV for
i < n or the receiver of the wire for i = n. ki is the number of repeaters inserted
in plane i. hi represents the size of the repeaters, which is the multiple of the
minimum size of the repeater that can be used in plane i.
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Fig. 1. A 3-D wire with repeaters
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The total delay of a 3-D interconnect can be divided into 2n− 1 components
including the delay of the horizontal segments on the n planes where repeaters
can be inserted and the delay of the TSVs. The delay of the TSVs can be
considered constant. The delay of a horizontal segment i can be modeled by an
RC distributed line with repeaters, as illustrated in Figure 2.
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Fig. 2. The electrical model of one interconnect segment of a 3-D wire
In Figure 2, Rin i is the input resistance of the segment. CL i is the load
capacitance. For the segment on the ﬁrst plane, Rin i = Rsource and for the
segment on the last plane, CL i = Csink. Rbi and Cbi are the resistance and
capacitance, respectively, of the minimum size repeater on plane i. If Rin i and
CL i are known and there are ki repeaters with size hi, where ki ≥ 2, the total
delay of a wire segment on plane i based on Elmore delay model [7] can be
written as
Tseg =Txi + Trepeater chain + Tyi
=RbiCbi(ki − 1) + (li − xi − yi)
2rici
2(ki − 1) +
Rbi(CL i + (li − xi)ci)
hi
+
Cbi(Rin i + (li − yi)ri)hi + Rin icixi + x
2
i rici
2
+
y2i rici
2
+ yiriCL i. (1)
The variables in (1) are hi, ki, xi, and yi. The physical constraints for these
variables, respectively, are
hi ≥ 1; ki ≥ 2; 0 ≤ xi ≤ li; 0 ≤ yi ≤ li; 0 ≤ xi + yi ≤ li. (2)
To minimize (1) is a rather formidable task. Alternatively, (1) can be written
as a two-variable function. For given xi and yi, Tseg is convex with respect to ki
and hi, which means that for each pair of (xi, yi), there is a pair of (ki, hi) that
produces the minimum delay.
Let ∂Tseg∂hi = 0 and
∂Tseg
∂ki
= 0, (ki, hi) can be written as a function of (xi, yi),
ki = (li − xi − yi)
√
rici
2RiCi
+ 1, hi =
√
Rbi(CL i + (li − xi)ci)
Cbi(Rin i + (li − yi)ri) . (3)
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Replacing (ki, hi) by (3), the delay Tseg(xi, yi) is
Tseg(xi, yi) = (li − xi − yi)
√
2RbiCbirici + Rin icixi +
x2i rici
2
+
y2i rici
2
+
yiriCL i + 2
√
RbiCbi(CLi + (li − xi)ci)(Rini + (li − yi)ri). (4)
Since xi and yi are constrained according to (2), the minimum of (4) and a
feasible solution (xi, yi) can be determined with numerical methods [8]. If there
is only one repeater inserted along the segment, ki = 1 and yi = l−xi. The total
delay is Tseg = Txi + Tl−xi . The expressions for the delay of the segment where
ki ≥ 2 or ki = 1 are consistent.
For a horizontal segment within a 3-D circuit consisting of n planes, the
expressions for the input resistance and the output capacitance of each segment
are modiﬁed to include the impedance of the TSVs and the interconnect sections
xi+1 and yi−1, respectively,
Rin i =
{
Rsource, if i = 1
Rb(i−1)
hi−1
+ ri−1yi−1 + Rtsv, if i = 1 ,
CL i =
{
Csink, if i = n
Cb(i+1)hi+1 + ci+1xi+1 + Ctsv, if i = n . (5)
Due to (5), the repeaters inserted in segments i− 1 and i + 1 can considerably
aﬀect the repeaters inserted in segment i. For a 3-D interconnect shown in Figure
1, expressions (5) and (3) are used to determine (ki, hi) for segments 1 to n.
Ttotal can be expressed as a function of {(hi, xi, yi)|1 ≤ i ≤ n},
Ttotal =
n∑
i=1
(
(li − xi − yi)
√
2RbiCbirici +
Rbi((li − xi)ci + CL i)
hi
+
(R′in i + (li − yi)ri)Cbihi + R′in icixi +
x2i rici
2
+
y2i rici
2
+ yiriCL i
)
,
where R′in i =
{
Rsource if i = 1
Rtsv if i = 1 . (6)
By replacing Rin i and CL i in (3) with (5), hi is coupled to the solution for
the two adjacent segments. This dependency complicates the optimization pro-
cess. To formally minimize (6) requires computationally expensive optimization
techniques since (6) is a non-polynomial function. Instead, (4) is utilized in the
proposed approach to minimize the delay of each segment iteratively and results
in a near-optimum solution for inserting repeaters in a multiplane net. This ap-
proach completes the repeater insertion in O(n) time, where n is the number of
planes. Note that the eﬀect of the repeaters inserted in adjacent segments on
the delay of the investigated segment is considered in (4) through (5).
3 Repeater Insertion Algorithm
In this section, an algorithm for inserting repeaters in 3-D interconnects is pre-
sented. The proposed algorithm determines a near-optimal solution S based
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Algorithm 1. Iterated Optimization
Input: 3-D wire W .
Output: T, {(hi, ki, xi, yi)|1 ≤ i ≤ n}.
1: Rin 1 ← Rsource; CL n ← Csink; T = 0
{ﬁrst phase}
2: for all segment i in W do
3: Rin i ← Rb (i−1) + rtsv (i−1)
4: end for
5: for i = n to 1 do
6: [T, (hi, ki, xi, yi)] ← T + segt opt(Rin i, CL i);
7: Update(Rin i+1, CL i−1);
8: end for
{second phase}
9: while ΔT > target ratio do
10: T ← 0
11: for i = n to 1 do
12: [T, (hi, ki, xi, yi)] ← T + seg opt(Rin i, CL i);
13: Update(Rin i+1, CL i−1);
14: end for
15: end while
on (4). The pseudo-code of this algorithm (Iterated Optimization) is illustrated
in Algorithm 1. The proposed algorithm consists of two phases described in the
following subsections.
3.1 Determine an Initial Solution
In the ﬁrst phase, an initial solution is obtained. The minimum delay of each
segment i is successively determined, for i = n to 1, assuming that a minimum
size repeater (i.e., hi−1 = 1) is inserted in the preceding segment i− 1, exactly
before the TSV (i.e., yi−1 = 0), as illustrated in Figure 3.
TSV
hixi
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Fig. 3. A minimum size repeater next to the TSV in segment i− 1 is assumed
The algorithm starts from plane n. The corresponding hn, kn, xn and yn are
determined based on (3) - (4) by the procedure seg opt(Rin i, CL i) in Algorithm
1. In the procedure Update(Rin i+1, CL i−1), the load for segment n−1 is deter-
mined by the resulting hn and xn. By assuming that Rin n−1 = Rtsv + Rb(n−2),
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a solution for segment n − 1 can be determined. Steps 7 to 10 in Algorithm
1 are applied to all of the wire segments. In this way, the initial delay T 0total
of the entire wire is determined, where the superscript indicates the number of
iterations. With the initial solution S0, the set {(Rin i, CL i)|1 ≤ i ≤ n} for all
segments is updated (see expression (5)).
3.2 Refinement of the Solution
In the second phase, the interconnect delay is iteratively improved. The second
phase starts with the updated set {(Rin i, CL i)|1 ≤ i ≤ n} obtained in the
ﬁrst phase. Similar to the ﬁrst phase, from i = n to 1, (3) and (4) are used
to determine a new (hi, ki, xi, yi), as described in lines 12 - 16 in Algorithm 1.
Compared with the ﬁrst phase, the Rin i used for each segment is updated. Since
the Rin i and CL i used in (3) - (4) include the eﬀect of the new (hi, ki, xi, yi)
on the delay of segments i− 1 and i + 1, the delay determined in this iteration
is smaller or at least no greater than the previously determined delay.
Proposition 1. Given the initial delay T 0total, the solution S
0 obtained in the
first phase and the delay T 1total obtained by the solution S
1 determined in the
first iteration of the second phase, T 1total ≤ T 0total.
Proof. Proposition 1 is proved by induction.
1. Assuming that segment i (1 ≤ i ≤ n − 1) is processed, the new solution
for this segment is s1i = (h
1
i , k
1
i , x
1
i , y
1
i ) and the previous solution is s
0
i =
(h0i , k
0
i , x
0
i , y
0
i ), where the superscripts indicate the number of iteration. The
new solutions s1i+1 to s
1
n for segment i + 1 to n have been determined, since
the wire is traversed from the sink towards the driver. The solutions for
segment 1 to i − 1, however, are those of the previous iteration s01 to s0i−1,
as illustrated in Figure 4(a).
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(a) An initial solution for segment i
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(b) Reﬁnement of the solution
Fig. 4. Iterative process to insert repeaters in segment
The allocation of the repeaters in segment i based on the solution s0i is
illustrated in Figure 4(a), while the repeaters in segments i + 1 to n are
adjusted according to s1i+1 to s
1
n during iteration 1. The total delay of the
3-D wire in Figure 4(a) is T 1i+1, where the subscript indicates that segments
i+1 to n have been processed in iteration 1. For segment i, s0i is determined
based on the assumption of placing a repeater in segment i− 1 depicted by
the dashed line in Figure 4(a). s0i , therefore, does not provide the minimum
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delay from the last repeater (depicted by the solid line) in segment i− 1 to
the ﬁrst repeater in segment i+1 in iteration 1. This behavior is due to the
updated input resistance and the load capacitance of segment i according
to s0i−1 and s
1
i+1, respectively. The allocation of the repeaters in segment
i after this segment has been processed in the ﬁrst iteration is depicted in
Figure 4(b). The total delay of the 3-D wire in Figure 4(b) is now T 1i . For
R0in i and C
1
L i, s
1
i is determined through (3) and (4). s
1
i results in a smaller
delay from the last repeater in segment i− 1 to the ﬁrst repeater in segment
i + 1 as compared to s0i , since s
1
i is determined by using the updated Rin i
and CL i. Consequently, the total delay of the 3-D wire in Figure 4(b) is not
greater than the total delay of the 3-D wire in Figure 4(a), i.e., T 1i ≤ T 1i+1.
2. For segment n, C1L n = Csink. Similar to the aforementioned proof, T
1
n ≤
T 0total. Consequently, from 1 and 2, T
1
total = T
1
1 ≤ T 1n ≤ T 0total.
After the ﬁrst iteration, a new solution S1 and delay T 1total are obtained, as well
as a new set {(R1in i, C1L i)|1 ≤ i ≤ n}. Since h1i−1 and y1i−1 can be diﬀerent
from h0i−1 and y
0
i−1, R
1
in i also diﬀers from R
0
in i. The solution s
1
i for segment i,
however, is determined based on R0in i. Consequently, in the next iteration, the
total wire delay is further decreased by re-determining the solution for segment
i based on R1in i. Based on S
1 and {(R1in i, C1L i)|1 ≤ i ≤ n}, the second iteration
commences. Similar to Proposition 1, T 2total ≤ T 1total. The resulting delay of the
3-D wire at each iteration will be no greater than the result of the previous itera-
tion. As illustrated in line 11 of Algorithm 1, when ΔT = T
i
total−T i+1total
T itotal
is smaller
than target ratio, the algorithm terminates. The target ratio is considered to
be user-speciﬁed. Considering that the time used to minimize (4) is constant
O(1), the complexity of the proposed algorithm is O(n).
4 Simulation Results
In this section, the simulation results are presented. The Iterated Optimization
is applied to several 3-D interconnects. The ASU predictive technology model
(PTM) [9] is used to extract the parameters of the interconnect and the repeaters.
To investigate the eﬀectiveness of the proposed algorithm, two other approaches
for inserting repeaters in 3-D interconnects have been adapted from the methods
used for 2-D interconnects.
The ﬁrst approach assumes that the repeaters are equally spaced in each
segment [1], [3]. There is a repeater inserted before and after each TSV, re-
spectively, as illustrated in Figure 5(a). With this assumption, each segment is
treated as a 2-D interconnect. The delay of the segments is decoupled and re-
peaters are individually inserted in each segment based on [1]. In this approach,
{xi = 0, yi = 0|1 ≤ i ≤ n}. The optimum number ki and size hi of the repeaters
can be determined by (3).
Alternatively in the second approach, the last repeater in each plane is inserted
right before the TSV that connects this segment, as illustrated in Figure 5(b).
In Figure 5(b), the solution {(hi, ki, xi)|1 ≤ i ≤ n} is determined through (3)
and (4) from plane 1 to plane n, respectively.
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Fig. 5. Approaches from the repeater insertion method used in 2-D
All of the approaches are applied to 3-D wires of diﬀerent length that span
three physical planes. The parameters used in the simulations are listed in Table
1. The location of the repeaters inserted by employing the Iterated Optimization
algorithm and the wire delay after applying the three approaches are listed in
Table 2. The number and size of the repeaters inserted in the three approaches
are reported in Table 3.
Compared with approach 1 and approach 2, the Iterated Optimization de-
creases the interconnect delay by 10% to 42% and 3% to 26%, respectively. To
utilize the methods used in 2-D interconnects in approaches 1 and 2, at least two
(one) repeaters are inserted in each segment in approach 1 (2) to decouple the
Table 1. Simulation Parameters
Plane
Tech. r c Rb Cb Rsource Csink Rtsv 1 Ctsv 1 Rtsv 2 Ctsv 2
[nm] [Ω/mm] [fF/mm] [Ω] [fF] [Ω] [fF] [Ω] [fF] [Ω] [fF]
1 130 36.7 260 800 30
800 20 2 10 2.3 13.22 65 50 300 1000 40
3 90 40 290 900 35
Table 2. 3-D Wire Delay after Applying the Three Approaches
The wire spans three planes. l1, l2, l3 are the length of the segment on plane 1, 2, and
3, respectively; Itnum is the number of iterations and the target ratio is 1%; Area =∑3
i=1 hiki. %Impr1 =
T1−Tmin
T1
, %Impr2 = T2−Tmin
T2
.
l1 l2 l3
Iterated Optimization Approach 1 Approach 2
x1 y1 x2 y2 x3 y3
Itnum
Tmin T1
% Impr1
T2
% Impr2
[mm] [mm] [mm] [mm] [mm] [mm] [mm] [mm] [mm] [ps] [ps] [ps]
0.50 0.60 0.65 0.00 0.50 - - - - 3 223.66 384.36 41.81% 302.96 26.18%
0.89 1.07 1.16 0.00 0.89 - - - - 3 329.95 473.46 30.31% 390.37 15.48%
1.28 1.53 1.66 0.00 1.28 0.00 1.53 - - 3 436.71 562.27 22.33% 476.25 8.30%
1.67 2.00 2.17 0.00 0.00 - - 0.00 2.17 3 531.09 655.17 18.94% 565.01 6.00%
2.06 2.47 2.67 0.00 2.06 0.00 2.47 0.00 2.67 4 634.47 753.73 15.82% 658.46 3.64%
2.44 2.93 3.18 0.00 0.25 0.65 2.28 0.00 3.18 4 719.44 858.65 16.21% 752.30 4.37%
2.83 3.40 3.68 0.00 0.29 0.96 2.44 0.00 3.68 3 811.81 962.50 15.66% 846.94 4.15%
3.22 3.87 4.19 0.00 0.29 1.29 2.58 0.00 4.19 3 908.66 1053.57 13.75% 946.57 4.01%
3.61 4.33 4.69 0.00 1.09 0.26 2.06 0.00 4.69 3 1014.94 1144.95 11.35% 1044.34 2.82%
4.00 4.80 5.20 0.00 1.25 0.29 2.38 0.00 3.31 3 1108.13 1240.48 10.67% 1147.53 3.43%
Average decrease in delay 19.69% 7.84%
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Table 3. The Number and Size of Repeaters Assigned by Diﬀerent Approaches
ki, hi are the number and size, respectively, of the repeaters inserted on plane i.
Area =
∑3
i=1 hiki.
Iterated Optimization Approach 1 Approach 2
h1 h2 h3 k1 k2 k3 h1 h2 h3 k1 k2 k3 h1 h2 h3 k1 k2 k3
4.21 - - 1 0 0 3.52 5.99 5.11 2 2 2 3.23 4.25 1.00 2 1 1
5.54 - - 1 0 0 4.19 7.67 7.04 2 2 2 4.24 5.97 1.09 2 1 1
5.08 10.79 - 1 1 0 4.67 8.74 8.31 2 2 2 5.03 7.21 1.11 2 1 1
6.48 - 8.50 2 0 1 5.05 9.47 9.19 2 2 2 5.68 8.13 1.10 2 1 1
5.75 11.15 9.55 1 1 1 5.36 10.00 9.82 2 2 2 6.26 8.82 1.07 2 1 1
6.35 12.29 10.69 2 1 1 5.64 10.39 10.30 2 2 2 6.76 11.76 1.10 2 2 1
6.75 12.28 11.21 2 1 1 5.89 10.69 10.68 2 2 3 7.22 12.18 1.05 2 2 1
7.13 12.37 11.87 2 1 1 6.11 10.92 10.98 2 3 3 7.64 12.53 1.01 2 2 1
6.73 12.23 13.14 2 2 1 6.31 11.11 11.22 3 3 3 8.02 12.83 1.00 3 2 1
6.94 12.27 11.63 2 2 2 6.50 11.27 11.42 3 3 3 8.38 13.07 1.00 3 2 1
Average area 29.47 Average area 57.75 Average area 31.10
delay of the investigated segment from the adjacent segments. In the Iterated
Optimization, the location of the ﬁrst and the last repeater can be iteratively
adjusted. In addition, no repeater is inserted for speciﬁc short segments as listed
in Table 3. Consequently, the Iterated Optimization produces the smallest inter-
connect delay. Note that when the total number of inverters inserted along the
wire is the same for all of the approaches, the Iterated Optimization produces
the smallest delay.
For each segment of a 3-D wire, the eﬀect of the adjacent segments on the delay
of the segment is considered during the repeater insertion process. Redundant
or oversized repeaters are therefore not inserted. As reported in Table 3, fewer
repeaters are inserted into 3-D interconnects where the Iterated Optimization is
applied as compared to the other two approaches. Consequently, the proposed
approach decreases the power consumed and the area occupied by repeaters.
In addition, for the investigated interconnects, the iterations of the proposed
approach are approximately four, which shows that the algorithm converges
fast.
5 Conclusions
A method to insert repeaters for 3-D interconnects is described. The size and
number of repeaters is iteratively adapted to decrease the delay of a 3-D wire.
This novel technique is compared to two approaches adapted from repeater in-
sertion techniques for 2-D interconnects. Simulation results demonstrate that the
proposed approach for inserting repeaters in 3-D circuits decreases the total de-
lay up to 42% and reduces the number and area of the inserted repeaters within
a few iterations. By properly inserting repeaters into 3-D wires, the interconnect
performance of 3-D circuits is signiﬁcantly improved.
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